PIC16F77-I/P【PDF 16/104 页】IC MCU FLASH 8KX14 A/D 40DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3828

12页 13页 14页 15页 [16页]17页 18页 19页 20页

PIC18F45J10 FAMILY

DS39682E-page 166

2009 Microchip Technology Inc.

16.4.3.3

Reception

When the R/W bit of the address byte is clear and an

address match occurs, the R/W bit of the SSPxSTAT

the SSPxBUF register and the SDAx line is held low

(ACK).

When the address byte overflow condition exists, then

the no Acknowledge (ACK) pulse is given. An overflow

condition is defined as either bit, BF (SSPxSTAT<0>),

is set, or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer

byte. The interrupt flag bit, SSPxIF, must be cleared in

software. The SSPxSTAT register is used to determine

the status of the byte.

If SEN is enabled (SSPxCON2<0> = 1), SCKx/SCLx

(RC3 or RD0) will be held low (clock stretch) following

each data transfer. The clock must be released by

setting bit, CKP (SSPxCON1<4>). See Section 16.4.4

“Clock Stretching”

for more details.

16.4.3.4

Transmission

When the R/W bit of the incoming address byte is set

and an address match occurs, the R/W bit of the

SSPxSTAT register is set. The received address is

loaded into the SSPxBUF register. The ACK pulse will

be sent on the ninth bit and pin RC3 or RD6 is held low,

regardless of SEN (see Section 16.4.4 “Clock

Stretching”

for more details). By stretching the clock,

the master will be unable to assert another clock pulse

until the slave is done preparing the transmit data. The

transmit data must be loaded into the SSPxBUF regis-

ter which also loads the SSPxSR register. Then pin

RC3 or RD0 should be enabled by setting bit, CKP

(SSPxCON1<4>). The eight data bits are shifted out on

the falling edge of the SCLx input. This ensures that the

SDAx signal is valid during the SCLx high time

(Figure 16-9).

The ACK pulse from the master-receiver is latched on

the rising edge of the ninth SCLx input pulse. If the

SDAx line is high (not ACK), then the data transfer is

complete. In this case, when the ACK is latched by the

slave, the slave logic is reset (resets SSPxSTAT

of the Start bit. If the SDAx line was low (ACK), the next

transmit data must be loaded into the SSPxBUF regis-

ter. Again, pin RC3 or RD0 must be enabled by setting

bit CKP.

An MSSP interrupt is generated for each data transfer

byte. The SSPxIF bit must be cleared in software and

the SSPxSTAT register is used to determine the status

of the byte. The SSPxIF bit is set on the falling edge of

the ninth clock pulse.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式